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ABSTRACT
The design of a microprocessor based hybrid
system for digital error correction is presented.
It is shown that such a system allows for
implementation of several cyclic codes at a
variety of throughput rates providing variable
degrees of error correction depending on current
user requirements.
The theoretical basis for encoding and
decoding of binary BCH codes is reviewed. Design
and implementation of system hardware and software
are described. A method for injection of
independent bit errors with controllable
statistics into the system is developed, and its
accuracy verified by computer simulation.
This method of controllable error injection
is used to test performance of the designed
system. In analysis, these results demonstrate
the flexibility of operation provided by the
iii
hybrid nature of the system. Finally, potential
applications and modifications are presented to
reinforce the wide applicability of the system
described in this thesis.
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CHAPTER 1
INTRODUCTION
This thesis presents the theory, design and
implementation of a hybrid microprocessor-based system for
digital error correction. This system utilizes familiar
techniques in a new setting to allow for greater flexibility
and scope of application than do traditional hardware
methods .
The theoretical basis of cyclic code construction and
decoding is first developed and illustrated. Following this
fundamental framework, the specifics of system
implementation are presented. A method for injection of
random bit errors into the system is developed. After
presentation of system performance results, various possible
extensions and modifications are proposed.
It is strongly felt that this system has a wide
application base and could easily be adapted for a variety
of digital coding tasks. In this work one such application
has been chosen for full investigation, but many others are
conceivable .
Before describing the means by which digital error
correction is possible, let us consider why it is necessary.
In the communication of any signal, be it a telephone call,
radio broadcast or transmission of data through a computer
network, the information being sent must pass through a
communications channel or medium. This medium may be the
ionosphere, free space or simply a transmission line.
Distortion and noise, as well as attenuation of the
transmitted signal are introduced. This will affect the
signal seen by the receiver, and make it difficult for the
receiver to properly interpret this signal.
In the case of digital communications, the information
sent and received is a stream of numbers (digits). The
receiver is faced with the task of converting the signal it
reads into the proper series of digits. When noise is
introduced, the receiver can be fooled into improper
translation; hence, the received information will contain
errors. If, however, the signal which is transmitted
includes redundant information about that message, and if
the receiver is capable of using this redundant information,
it will have a better chance of relaying the proper message
to the user. This is the task of error correcting codes.
The codes to be studied here are a sub-class of linear
block codes. Because of their strong algebraic structure,
linear block codes have proven to be very powerful tools,
both as models of code structure and as directly implemented
error correcting codes. The basic structure of linear block
codes is just as the name implies. The message to be sent
is divided into small blocks (of length k). The encoder
appends to each of these information blocks one or more
parity check digits to form a larger block (of length
n; n>k) which is then transmitted. These parity check
digits provide information about the content of the
information block; they allow the receiver/decoder to
determine the identity of the transmitted code word.
Many of the linear block codes also belong to a
subclass of codes which are cyclic. Cyclic codes have long
been a favorite of researchers and designers alike. In
addition to their cyclic nature, which simplifies
implementation, they are based on a large amount of very
well understood and much studied mathematical structure.
Much is known about the structure and function of cyclic
linear block codes, and this wealth of knowledge has
expanded their popularity.
Among the cyclic codes, easily the most powerful and
useful code for the correction of independent bit errors is
the class of codes discovered by Bose, Chaudhuri and
Hocquenghem (by the first two in 1960 , by the third,
independently, in 1959 ). Initially, the codes were
described in binary terms. In 1960, Gorenstein and Zierler
M
expanded their formulation to include non-binary symbols.
Also in 1960, the first efficient decoding algorithm was
devised by Peterson . Since then, numerous improvements
and alternative interpretations, as well as new applications
for the codes, have been presented. It was shown early in
their development that among the BCH codes, those of short
block length (n-15 or less) are optimal, meaning they do the
best possible job in correcting independent bit errors given




) Therefore, because of their simplicity in
structure and utilization and their optimal function, the
BCH codes were an obvious choice for this thesis.
For the system described here, binary BCH codes will
be utilized. Non-binary codes will be discussed in Chapter
6, which describes potential adaptations of the system. The
main reason for this is one of practicality in construction
of the prototype. The extension to the non-binary case is
straight-forward, and the theoretical aspects of it well
documented .
In the early development of error correcting codes,
vast amounts of hardware were required for implementation.
In 1962, Bartee and Schneider constructed an encoder and
decoder to correct five or fewer errors in a 127 bit code
word. Their encoder consisted of a 35 stage shift
register, the decoder included a 127 stage register and a
special-purpose digital computer which took up space
equivalent to the size of a desk drawer. More recently,
Pehlert designed a decoder to correct up to four errors
per block using a shortened (144,96) BCH code. This design
utilized several feedback registers and a single arithmetic
unit designed to perform Galois field operations on a
time-sharing basis.
Due to advances in logic technology, Pehlert's system
is faster and more compact than that of Bartee and
Schneider, but these and the many other similar
hardware-based systems suffer from one common drawback in
addition to the complexity and size of the hardware
involved; these decoders are capable of handling only a
single BCH code. A more flexible approach might involve
decoding by computer. A software implementation would allow
for the decoding of more than one code-type at one of
several data rates.
Lin (1970) described the decoding procedures for BCH
codes in terms of software and hardware implementation. The
use of a general purpose computer is examined and compared
to the use of fully-dedicated hardware. It is shown that a
small computer programmed to decode the same (127,92) BCH
code utilized by Bartee and Schneider could correct five or
less errors per block at the rate of 4800 bits per second
compared to the 2500 bit per second rate achieved in
hardware only eight years before. However, if compared to a
newer hardware system, Lin's general computer implementation
would be much slower.
Lin then considered an implementation combining the
superior operating speed of specially-designed hardware with
the flexibility of a general-purpose computer. This hybrid
implementation can increase decoding speed by almost two
orders of magnitude over a fully software-based system.
Utilizing a general purpose computer for a certain portion
of the decoding process does not reduce system speed
greatly, yet it can easily enhance system flexibility. The
hardware generally used in decoding, as first presented by
Bartee and Schneider is nothing more than a special purpose
computer. Lin points out that a very fast hardware
implementation of the full decoder would be extremely
expensive, and the
simple one would behave much like a
03]
general purpose computer with a hard-wired program.
The main goal of a hybrid system, then, is an
improvement in system flexibility. A fully hardware-based
system is generally capable of utilizing only one particular
code type within a small range of operable data rates. One
of the chief benefits of the BCH codes is their cyclic
structure which leads to simple implementation. The members
of this code family have similar structure, and the methods
of decoding are generally applicable to a wide range of
them. By implementing a portion of the decoding scheme in
software, a single system can utilize any number of similar,
yet different code types, under different circumstances.
There are distinct performance trade-offs in error
correction. An increase in the number of errors to be
corrected causes an increase in decoding time, since more
equations must be solved for more unknown quantities. This
additional error correcting ability also requires a greater
number of check digits per code word, therefore reducing the
rate of information throughput even further. Hence, the
time required to receive and decode a given amount of
information increases with the amount of correction desired.
There are instances where channel noise is so great that
large amounts of correction are called for, at the expense
of speed. And the opposite is also likely to occur. A
single system able to function optimally under these varying
conditions would likely be quite useful.
The key to this flexibility lies in the combination of
hardware and software in the error correcting scheme. The
software implementation of a portion of the decoding scheme
will not, by itself, provide the required flexibility. What
is needed is a complete system which can be easily altered
to serve these varying needs. A general purpose computer
would meet this requirement, but with a loss of speed. The
solution presented in this thesis involves hardware for
encoding, computation of the error syndrome and final
correcting stage of the decoder. The central step of
decoding, the formulation of the error-locator polynomial,
is implemented through software- Additionally, the
functional nature of the encoder and portions of the decoder
are controlled through software to provide additional
flexibility.
A system comprised of specially designed hardware and
a general-purpose computer satisfies system requirements,
but until recently, such a system would have required the
use of a large mainframe computer. The recent boom in the
microprocessor industry has produced small, inexpensive
microcomputer systems and single-board computers that can
easily interface with other
digital hardware. This makes
the notion of such a hybrid system very attractive by
removing the need for a
mainframe. In a 1978 paper, Tho
Le-Ngoc described such a decoder; involving a combination
CO
of hardware and a microprocessor. The advantages of such
an implementation were discussed. The system presented in
this thesis utilizes a 16-bit microprocessor (Intel 8086)
and peripheral devices including a parallel interface for
the specially-designed encoding/decoding hardware. The
major differences between this system and the previous
processor-based systems lie in the methods by which decoding
is accomplished in both hardware and software.
The microprocessor serves several basic functions.
One is the control of encode and decode hardware function.
By the use of simple combinational logic with external
control inputs provided through an I/O port from the
processor, the system's function can be altered to handle
any of several BCH code types. The other major role of the
processor is the implementation of one segment of the
decoding scheme. This is advantageous because of the nature
of BCH codes and their decoding. The portions of the
decoding process implemented in hardware remain basically
the same for all of the codes. The greatest changes occur
within those parts of the system which are handled through
the microprocessor. The hardware changes required for
different codes are easily controlled by the software.
Simply by altering the software routine, one system of
hardware is capable of encoding and decoding a variety of
BCH codes.
Implementation by microprocessor is made more
attractive by the nature of the operations required in the
decoding algorithm. The Arithmetic Logic Unit required in
the decoding process must perform mathematical operations
over a Galois field rather than simple binary arithmetic.
In hardware, such operations are handled by the traditional
shift-register methods.
Although shift register implementation has the
advantage of superior speed, it lacks any sort of
flexibility of operation. A shift register hard-wired to
perform a specific multiplication routine can not be easily
modified to implement the multiplicative operations required
by another decoding algorithm, or the handling of a
different code structure.
A microprocessor-based implementation adds great
flexibility to the decoding system. Through software
modification, the system can be altered to handle a variety
of code types and structures. The task of error correction
is also simplified, since the operations needed for Galois
field operations can be done by basic processor instructions
(addition, subtraction, comparison and logical
exclusive-OR) . In the Intel 8086 these have an average
execution time of 0.6 microseconds. The specifics of this
implementation are discussed in Chapter 3.
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To illustrate the potential flexibility of the
proposed system, yet to allow the use of a preexisting
microprocessor development kit (SDK-86), and to keep
hardware construction simple, small block length (n-15)
codes will be utilized. Specifically, three codes will be
included. These codes have information block lengths of 11,
7 and 5 bits (k) and are capable of correcting single,
double, and triple errors, respectively, within a code block
15 bits in length. More variety in code choice is possible,
and for many such choices the hardware follows the basic
pattern of the proposed system. Such alternatives will be
presented in Chapter 6.
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CHAPTER 2
DESCRIPTION OF THE CODES
2.1 MATHEMATICAL STRUCTURE OF THE CODES
All linear block codes are governed by a set of rules
which control the transformation of the message sequence
into a series of code words in encoding, and the attempted
recovery of the message sequence from the received data in
decoding. The block encoder systematically transforms a
block of information (of length *k') to a longer block of
*n'
digits, called a code word or code vector. Since there
are
*k'
message digits per block, binary codes will contain
2 possible message blocks. Thus the set of all possible
code words must contain 2 elements.
All cyclic code words have the additional
characteristic that if a given n-tuple (X) is a code word,
then the n-tuple obtained by shifting X cyclically one (or
more) places must
also be a code word. Thus it is
12
possible to represent the set of code words by an equivalent
set of code polynomials with binary coefficients. The
polynomial which has the lowest degree is referred to as the
generator polynomial, g(X). By definition of the codes, the
fj67
generator polynomial g(X) must be unique. For each
independent generator polynomial of degree (n-k), there will
be a distinct (n,k) code. The parity check digits to be




division of the message polyno ial pre-mult iplied by X by
the generator polynomial g(X).
The definition of the code polynomial for binary BCH
codes is based on the mathematics of the two-valued Galois
field GF(2), and a Galois field of
2m
elements, referred to
as GF(2m). First, a field of two elements and a primitive
polynomial p(x) are defined. Given a primitive element <*-
for which p(<*) 0, the Galois field will consist of this
primitive and the sequence of its powers from 1 to (2 -2),
as well as the element 0, whose power is undefined.
For a t-error correcting BCH code, the generator
polynomial is defined as the least common multiple of the
minimum polynomials of the first (2t) consecutive powers of
the primitive oc . In equation form, if m^ is the minimum
polynomial associated with
*C
, then the generator
polynomial is defined as:
g(X)
- LCM (m,(X), m2(X),. .. ,mZli(X)) (Eq. 2.1)
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The Galois field elements *,**,... are roots of
g(X). By definition of a finite field, all even powers of a
given field element must have the same irreducible root.
Thus, the only distinct minimum polynomials are those
related to odd powers of the primitive OC . Consequently,
Equation 2.1 is reduced to:
g(X) - LCM (m,(X), m3(X),...,m^., (X)) (Eq. 2.2)





irreducible, independent factors of the
generator polynomial. The number of check digits in a code
word equals the order of g(x). Each factor m;(x) has order
m or less. As the number of factors of g(x) equals the
number of errors the code can correct, the order of g(x)
must be less than or equal to (rot).
The relationship between the number of irreducible
sequential roots of the generator polynomial and the number
of correctible errors in a code word defines the formation
[19]
of the generator polynomial. According to the BCH bound ,
the minimum distance (d) of a code is greater than the
largest number of consecutive roots of g(x). The error
correcting ability
of a code (t) is then defined as being
[d-1] / 2.
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This will be illustrated, by way of an example, with
the set of codes for which n-15 (m-4). Table 2.1 lists the
4
elements of GF(2 ) with the primitive polynomial shown
below.
TABLE 2.1 - Elements of GF(2^)
power element binary form hexadecimal
0 0000 0
0 1 0001 1




3 3 1000 8
4 <** OC + 1 0011 3





+ <X + 1 1011 B
8 .*+ 1 0101 5
9
Of9 - ot3 + OC 1010 A
10
^'"-oc'





12 pc'*-*3**^*. + 1 mi F
13 ec'-3-a:3+pt2-+ 1 1101 D
" ,*
'":*+ 1 1001 !
p(<*)
- e>C+ # + 1 - 0 (Eq. 2.3)
To determine the generator
polynomials for the three codes
under investigation, the










must be found. This is easily
done utilizing one of several
methods outlined
in any standard
text on coding theory.
As an example, if
one wishes to form the m, , the
minimum
polynomial associated
vith*X, one must first form
the
sequence of all even
powers of*, as follows:
15
* C ,*C of. (Eq. 2.4)
This sequence has only four distinct elements,
oc.eC , GC and
0r
. These are the roots of m, , and therefore,
with the aid of Table 2.1, the product of these four terms
can be found to be:
m,(X) - (X+et)(X+K2-)(X+rf*)(X+S) = 1 + X +
X4
(Eq. 2.5)
The two other irreducible polynomials desired are obtained
in a similar manner, and are listed below.
m, (X) - 1 + X + X
m3(X)







- 1 + X +
X2-
(Eq. 2.6)
For the (15,11) Hamming code, the generator polynomial
2. 4 fi
has roots PC , Oi ,
oe. and oc
, and therefore has minimum
distance d 3. From the above definition, tl, and the
code can correct single errors. To correct double errors,





oC . To have OC as a root of g(x), the factor mj(x) must be
multiplied by m^(x) to form g(x). The final generator
polynomial for 15 bit block length codes has the additional
factor n,(x), adding the root oe to the consecutive series
(cc*
is now part of the consecutive series, being a root of
i3(x)) so that the minimum distance now equals seven. This
forms the (15,5) BCH code, which is capable of triple error
correct ion.
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The generator polynomials for the single, double and
triple error correcting codes appear as Table 2.2, which
lists n,k,t and g(X) for each of the three codes.
TABLE 2.2 - generator polyno:nia Is , g(x)
over GF(24) (n - 15)























+ x + 1
2.2 ADAPTIVE B.C.H. ENCODER IMPLEMENTATION
2.2.1 Hardware Description
The first step in any error detecting / correcting
process is the proper encoding of the input message source.
For cyclic codes, this involves calculation of the necessary
parity check digits for a
given message block m(X). There
are two basic configurations for such an encoder; the first
being based on an (n-k)
length shift register, the second
being based on a register
of length k. For the purposes of
this design, the (n-k) design is utilized.
The basic reason
for this is ease of implementation
of switching circuits,
and the need for one less shift
register in the designed
encoder. Based on the three codes utilized,
the maximum
17
(n-k) length register contains ten register stages for the
(15,5) triple error correcting code. The maximum length of
a k length shift register would contain eleven stages, to
accomodate the (15,11) single error correcting code.
For an (n-k) binary encoder, the parity check sequence
is simply the remainder of the division of m(X) by the
appropriate code generator polynomial g(X). This can be
implemented in hardware by use of a division circuit which






coefficients are either one or zero (connection or no
connection) depending on the code used.
according to
The general design of such an encoder is shown in
Figure 2.1 below with the symbol -O* denoting a single
binary shift register stage, the symbol
0- being a modulo-2
adder (exclusive OR gate) and the symbol ^>- being the
connection/no connection based on the generator polynomial.
The basic encoding process for a given k-digit block message
is given here.
Step 1
- The k information digits are shifted into the
communications channel and the feedback loop of the shift
register, with all
switches in position *A'. After these k
shifts the register
elements will contain the (n-k) check
18




Step 2 - The feedback connection is then broken
(switches in position *B') and the message source is
disconnected from the channel (either sent into a buffer, or
if possible interrupted).
Step 3
- The (n-k) check digits are then shifted out
of the register and into the channel, completing the desired
n-digit code word. This process is then repeated for the
next k-digit message block.
The serial output of the encoder (to the channel) thus
consists of a string of n-length code words. The first k
digits of each word are the information digits (high order
bit first), the remainder are the redundant check digits.
For the single error-correcting (15,11) Hamming code,
the encoder is shown as
Figure 2.2. As an example, let the
incoming
information block be the 11-bit block
19
(11010001101). It has the polynomial representation
(x'+x9+x7+x3+x2+l).





Multiplying by X or X yields the binary block
(110100011010000) in binary (detached coefficients)
representation. Using this form, the single error
correcting generator polynomial (x +x+l) is (10011).
4f
Dividing X m(x) by the generator polynomial yields a
remainder of (1110) or (x^+x2+x). Table 2.3 illustrates the
contents of the four-stage shift register and the channel
output after each register shift. After the eleventh shift
has occurred, the gating logic sets the three switches in
Figure 2.2 to position *B', disabling the message source and
feedback loop, and connecting the shift register output to
the channel.
The remainder of (1110) which are the parity check
digits are appended to the message
word to form the code
word (110100011011110).
This same code word will be used in
the following chapter to
illustrate correction of errors.
20




hift register contents after
j*^
si




I 1 1 i i 0 0 1
2 1 1 i 0 l 0 1
3 0 0 0 i 0 1 0
4 1 0 0 0 i 0 1
5 0 0 0 0 0 1 0
6 0 1 i 1 0 0 0
7 0 0 0 1 1 0 0
8 1 1 i 1 1 1 1
9 1 0 0 1 1 1 1
10 0 1 i 1 1 1 0
11 1 0 0 1 1 1 1
12 - - 0 0 1 1 1
13 - - 0 0 0 1 1
14 - - 0 0 0 0 1
15 - 0 0 0 0 0
To implement this procedure for several different
coding lengths (values of k) the following
basic
modifications to the design were accomplished. The most
important is the alteration of feedback taps to allow for
external control. Not only do the locations of feedback
taps change with k, but the overall length of the register
varies as well. To allow for these variations,
each
register stage (U-5,6) includes a
feedback tap through a
two-input AND gate (U-8,9,10).
One input to this gate is
simply the
feedback line. The second is a control signal
which is sent from the 8086
microprocessor through an 8255A





parallel interface port to encoder board inputs C(0-5).
Thus, the length of the shift register and the generator
polynomial coefficients become programmable. It is only
necessary to construct a register of maximal length
according to the highest (n-k) desired.
In the process of encoding, it is necessary to control
the input to the shift register, the feedback connection and
the output to the communications channel. In a standard
hardware design, this is accomplished with relatively simple
combinational logic. To allow for more than one code-type
to be utilized, the circuitry involved is slightly more
complex. A 4-bit binary counter (U-3) is used to count the
15 bit blocks. It supplies an active low "end of
block"
pulse during the final clock cycle of the code block.
To allow for the variati-ons in the number of message
digits in each block, decoding circuitry was designed to
supply gating control
for the data bus. This was
accomplished with the use of a type D flip-flop (U-7)
clocked by a series of combinational logic (U-16,17) after
the k clock of the block cycle. This signal is reset by
the rising edge of the
end of block signal. Thus, the Q
output is low for the first k clocks and high for the
remainder of a 15-bit block.
Both Q and its inverse are
utilized to gate the encoder.
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During the first k clock cycles of a given block, this
gating logic enables the shift register feedback loop and
routes the information digits to both the shift register and
channel. After k clock cycles, this output opens the
feedback loop, disables the message source and connects the
output of the shift register to the channel. For the three
(n-15) codes used in this design, three sets of reset logic
for the flip-flop controller were required. The selection
of one of these three reset schemes is provided by three of
the external inputs provided by the microprocessor via the
8255A ports. A timing diagram illustrating those signals
used in encoding is shown below as Figure 2.3.















The remainder of the encoder hardware is basic system
support. Two counters (U-1,2) are utilized to supply the
system clock from the processor. The SDK-86 development kit
utilized in this prototype system provides a 2.45 MHz clock
output for external peripheral devices. This is divided
down by increments of two to provide various clocks for use
by the system hardware. Three alternative clocks are
utilized to provide a basic system clock of 19.2, 38.4 or
76.8 kHz. In fact, two clocks of equal frequency are
generated, with a 400 nanosecond delay between them
(provided by flip-flop U-7). The
"original"
clock ( CLK 1)
drives all control signal generation, while the delayed
clock (CLK 2) drives the assorted shift registers. This
ensures control signal stability at the time of register
shift.
An 8 bit shift register (U-4) is used to create a 255
bit pseudo-random string to serve as the information source.
This allows the individual message blocks to appear random
to the system, even though the overall bit pattern is known.
Further, the generation of information digits can be easily
controlled simply by gating of the shift register clock
input. Thus the pseudo-random bit pattern serves only as
the information sequence




The software involved in the encoder is relatively
simple. Its two basic functions are to control the feedback
shift register and the counter decoding to be used for
signal bus gating. This is accomplished through use of the
8255A parallel interface ports. First, the 8255A is
initialized to provide the desired ports as input and output
for both the encoder and decoder. The control for the
generator polynomial and desired code type (kll,7 or 5) are
programmed to the port and sent to the encoder through
inputs C(0-5). Finally a
'clear'
signal is sent to the two
shift registers and the system clock is enabled, thus
starting the encoding process.
The microprocessor then
enters a wait state, until it is required for decoding to
begin. This complete process is illustrated in
the
following flowchart. (Figure 2.4)
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FIGURE 2.4 - General System Software Flowchart
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In order to retrieve information from the received
signal, the error correction code must first be properly
decoded. The theory of the decoding process is based on the
same system of algebra previously used to formulate the
codes and the generator polynomials. This chapter will
develop the theoretical basis for BCH decoding and describe
its implementation.
3.1 THEORY OF BCH DECODING
Given an (n,k) binary error correcting code, the set
of all possible code words forms a set of 2 elements. This
is a subset of the full set of 2 possible n-digit vectors.
Proper decoding must be governed by some pattern or rule
A k
which can separate these
2 possible elements into 2
disjoint sets in such a way




The decoder must determine
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which of these sets contains the received vector. The code
word which is also a member of that set is then chosen to
correspond to the received vector. The generally accepted
method by which the full set of n-tuples is partitioned is
the formation of a standard array in which each row is a




The method of constructing a standard array is as
follows. All 2 code words are placed in the top row with
the zero-vector as the first (left) element of that row.
After this row is complete, an unused n-tuple is chosen from
n k
the (2 -2 ) unused vectors and placed immediately under the
zero vector. This chosen n-tuple (which is not a code word)
is then added to each code word with the sum being placed
immediately under that original code word. The result is a
second row of 2 elements, all of which are different from
the set of code words. This operation is repeated, always
chosing an unused n-tuple as the
first element in a row,
until all possible 2 n-tuples appear in the table. The
n-k
standard array must then contain
2 distinct rows. It has
been shown that each row must contain 2 distinct n-tuples,
and that each row must be disjoint. Thus, each n-tuple
must appear once and only once
in the standard array.
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To decode utilizing a standard array, the decoder must
locate the received code word in the array. The leader of
the coset which contains the received vector is an error
pattern which will yield the received vector when added to
the appropriate code word. Proper decoding will occur if
and only if the received vector is in the same column as the
transmitted code word. In that case, the leader of the
coset containing the received vector is the correct error
pattern. If the received vector is not contained in the
same subset (column) as the transmitted code word, then
correct decoding will not occur. In this case, the error
pattern created by the channel is not a coset leader. The
n-k
(2 ) coset leaders are the correctable error patterns.
To make decoding as effective as possible, these coset
leaders are chosen to be those error patterns which are most
likely to occur. The codes described here are designed to
correct independent bit errors. The definition of bit error
independence implies that the occurance of smaller numbers
of errors within a given block is more likely than the
occurance of greater numbers of errors. Thus, each coset
leader is chosen to be the remaining unused n-tuple of the
least weight (weight being defined as the number of non-zero
components of a vector).




The first task of the decoder is to determine whether
or not any errors were made in reception of the signal. To
do this, the first stage of the decoder in a sense repeats
the task done by the encoder, described in the previous
chapter. The transmitted code word consists of the message
block with appended parity check digits. These check digits
are obtained as the remainder after division of the
pre-multiplied message block by the generator polynomial, as
shown in Equation 3.1. The left side of the second equation
is a code word, illustrating that all code words are




q(x)-g(x) + r(x) ( Eq . 3.1)
X m(x) + r(x)
-
q(x)g(x)
where q(x) is the quotient after
division by g(x)
r(x) is the remainder and
the parity check
The error syndrome is the remainder that is produced
by division of the received
vector by the generator
polynomial. It contains all the information about the
presence of errors
added to the code word during
transmission. It is the mod 2 sum of the
received parity
check digits and those
check digits calculated from the
received information digits.
The syndrome therefore has
(n-k) terms or coefficients, equalling
the number of parity
check digits. A zero
syndrome indicates that a code word
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was received, in that the received check digits match those
calculated from the received information digits.
If the received vector is in fact a code word, the
partial remainder after division of the first k digits of
the vector by the generator polynomial is the identical set
of parity check digits calculated in the encoding process.
When these are added (mod 2) to the final (n-k) digits of
the received vector (the same set of parity checks) the
result is a zero syndrome. If errors occurred in
transmission, the parity check digits found by division of
the first k digits of the received vector by g(x) will
differ from the remaining (n-k) digits of the received
vector. This difference is found by the completion of the
division process and forms the basis for the error syndrome.
Given that the generator polynomial is itself the
least common multiple of one or more irreducible polynomials
in GF(2,n) (Equation 2.2), by extension, any code word must
be evenly divisible by all factors of g(x). This relation
holds the key to the first step of the decoding process; it
is the division of the incoming code word by the factors of
g(x) which forms the
error syndrome. According to the
Chinese remainder theorem for polynomials, this is




The received code vector is the linear sura of the
transmitted code word and the introduced error pattern.
Division of a code word would produce a zero remainder.
Hence, division of the received vector R(x) by g(x) or its
roots will yield the same remainder as division of the error
pattern alone. In algebraic form,
If R(x) - C(x) + e(x) ; where C(x) = code word
and e(x)
= error pattern
Then: R(x) / g(x) - e(x) / g(x) (Eq. 3.2)
Due to the basic properties of the standard array, all
2 members of a given coset have the same syndrome. The
syndrome of an n-tuple is an (n-k) tuple, of which there
n-k. r\-k
must be 2 . Since there are also 2 cosets in the
standard array, there is a one-to-one correspondence between
the syndrome of a received vector, a coset and its coset
leader .
It is possible, however, that other error patterns may
occur which result in the same remainder from this division
process. This will occur if one error pattern differs from
another by a code word. The two n-tuples are members
of the
same coset, therefore the
two syndromes will be equal.
Let: R2(x)
- R, (x) + C(x)
where: R2(x) and R(x) are received n-tuples
C (x) is a code word
(Eq. 3.3)
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Then: rt(x) - r,(x) + rc(x) - r, (x) + 0 - r,(x)
where: r(x) is the remainder after division
by the generator polynomial
When the syndrome is found by division of the received
vector by the independent factors of the generator
polynomial, it is defined as a vector with 2t components.





) where R is the received vector






,2,3, .. . ,2t
substituting for
R(<**
)according to Equation 3.2 -
S<- - F(oc') + e(a:)
Since F(X) is a code word, with all jprimitive




As was the case in derivation of the generator
polynomial, the even powers of
OC will be roots of the same
factor as some previous odd power. The required remainders
corresponding to i-2 . 4 , 6 , . . . , 2t can be derived directly from
those remainders obtained by division of the received vector
by factors corresponding to odd powers of 0C
(i-1, 3, 5. .. ,2t-l).
The error syndrome can also be found as the result of
substitution of the primitive elements
(*'
) into the
received vector. Equation 3.5 illustrates that this is
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equal to substitution of these primitive elements into the
error pattern. The 2t symmetric power sums which result are

















given v - number of errors
This set of 2t equations can be solved its roots,
which determine the location of the errors. The basis of
any method of error correction involves the identification
of these roots. If (tf^) is a distinct root, then the error
pattern contains the term
X*
indicating the occurance of an
error in the (n-j)th position.
Once the power suras are known, Equation 3.6 may be
solved. Given the terms {*,* *...,0C }, their respective
powers { ji , J2, J3 . t Jv } specify the error locations in the




+ xK ... + (Eq. 3.7)
If the number of errors in e(X) is t or less, then the
solution of Equation 3.6 which
yields the lowest weight
error pattern (and hence the
fewest number of errors) is the
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correct solution for the error locator polynomial. Given
the error location numbers (
oC*
) defined in Equation 3.6,
the error location polynomial is defined by Equations 3.8
and 3.9.
cr(X) - (1+ ce"x)(l+ *<X)...(l+p>X)
















The roots of the error location polynomial, as seen in
Equation 3.8 are the inverses of the error location numbers.
Thus, from the error location polynomial, the error
locations themselves can be directly determined. The error
locator number is the
ec^
corresponding to an error in the
(n-j)th symbol.
r>*3
Once the error locations are known, the magnitude of
the error must be found. In the binary case, this step is
unnecessary as the
error magnitude must be one (it cannot be
zero). For non-binary codes (see Chapter 6), the error
locator numbers and power sums may be
used to solve for the
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error magnitudes by Equation 3.10.
v
e(^)
- f.Y,xf - S/ (Eq. 3.10)
t-l
*
where Y^ - the magnitude of the error
and X
- the error location number
The error location polynomial is found from the
symmetric power sums through solution of Equations 3.6 and
3.9 by the use of Newton's identities. Relating the power
sum terms to the coefficients of the error location
















The first method for solution of these equations was
C?7J
presented by Peterson in 1960. It involves a repetitive
trial-a nd-error solution based on the fact that the solution
which contains the fewest errors (assuming the number of
errors less than t) will be correct.
One first assumes that t or (t-l) errors have
occurred, and the
first t terms of equation 3.11 are solved.
If the solution is
impossible (it will yield a zero
determinant in matrix form), then
assume (t-2) or (t-3)
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errors have occurred; eliminate the last two equations in
the solution, and again attempt to solve for the error
locator. This process is repeated until a solution is
found. This algorithm was utilized by Bartee and Schneider
in construction of their decoder for the (127,92) 5-error
MI
correcting BCH code.
The major disadvantage of the Peterson algorithm is
its length and the number of computations which it
requires. It first assumes that the maximum number of
correctable errors have occurred, and then continues if the
number of errors is fewer than t or (t-l). BCH codes are
used primarily to correct independent bit errors. This
means that an error pattern containing a small number of
erroneous symbols has a higher probability of occurance than
has an error pattern containing greater numbers of
[2.9!]
errors. Thus, not only does the time required to solve by
Peterson's algorithm vary, but probability laws imply that
it will more often than not require several attempts before
successful completion.
Berlekamp developed an iterative algorithm to solve
for the error location polynomial. His algorithm avoids the
repetitive direct computation of Newton's identities
(Equation 3.11). It is based on Euclid's algorithm and the
theory of continued
fractions. According to Euclid's
algorithm, any
divisor of two vectors must also be capable
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of division of the sum and difference of those two vectors.
Furthermore, since any such divisor must also evenly divide
all non-zero multiples of either of these vectors R or r, it
must also evenly divide the sum or difference [ R+a r ] where
(a) is any non-zero integer.
Berlekamp's algorithm applies to both binary and
non-binary codes. It simplifies greatly, however, in the
binary case, requiring only half the number of steps
(iterations) as the full non-binary algorithm. Because this
thesis concentrates on binary codes, the binary algorithm is
presented here. A brief outline of non-binary
implementation is given in Chapter 6.
The binary implementation of Berlekamp's algorithm
[32.]
consists of the series of steps outlined below:
1. Let 1 + S = 1 + S,x + S2X?"+ + st+/
^**i
2. Set cr(0) = T(0) = deg
o~
( 0 ) = 1
Proceed recursively as follows.
3. If S2kH is unknown,
then stop.
Otherwise ,
4. Define (2k) as the coefficient of x in the
product polynomial (1 + S)o~(2k)
5. Let cr(2k+2) =cr(2k) + A( 2k ) T ( 2k)
- x (Eq. 3.12)
6 . Let:
C( 2k)





The final polynomial CT(2k) found in step 5 prior to a
stop (step 3) is the error locating polynomial of the code
word. The specific application of this algorithm to the
microprocessor-based system will be described in following
sections.
Once the error locator polynomial has been found, the
errors must be corrected. This is accomplished by
substitution of all Galois field elements into the error
locator until the root(s) are located. According to
definitions of a Galois field, ccn-l and of"1'''^. If CX.^ is a
root of the error locator, then OC
*~
is an error location.
For binary codes, the correction can be accomplished by
inversion of the (n-j)th bit of the sequence.
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Chien (1964) developed a procedure to allow
determination and correction of the erroneous bit(s) in a
serial manner as data leaves the channel buffer. This is
done without explicit solution of the error locator for it's
reciprocal roots in GF(2m), and is based on the cyclic
properties of the BCH codes. To correct bit (n-1) of the
received vector, the sum of
the following terms is found:
2_ - 1 + &\cx. + C^oC + ...
+ G\,OC (Eq. 3.13)
If the sum of Equation 3.13 equals zero, is a root
of <r(x) and bit (n-1)
contains an error. Each successive
bit is tested in this fashion;
for the (n-j)th bit,
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Equation 3.13 becomes:
- 1 + + ff.i2i+ ... + c;* Eq. 3.14)
For each successive bit (from most to least
significant of the block), Equation 3.14 takes the sum of
terms of the product polynomial formed by multiplication of
the error locator by the irreducible roots, a:? . This
procedure, known as a Chien search, is implemented through
the use of hard-wired shift registers as will be described
in Section 3.3 of this thesis.
3.2 GALOIS FIELD OPERATIONS
The calculation of the error locator polynomial in
decoding BCH codes involves operations on a Galois field
containing 2 (or n+1 ) elements. The formation of this
field, and a description of GF(2 ) appears in Chapter 2.
The key to effective implementation of Galois field
operations with a microprocessor lies in the creation of
algorithms which rely on the operations the processor can
accomplish easily. Specifically, addition, subtraction and
logical operations are easily handled by a microprocessor.
The average instruction time for these operations on the
Intel 8086 run with a 4.9 Mhz clock is 0.6 microseconds.
Implementation of Galois field operations utilizing these
operations can be accomplished effectively at an
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assembly-language level.
The implementation of addition and subtraction (the
identical operation) over GF(2^) is straight-forward. This
is simply the bit-wise addition in mod-2, easily implemented
by the use of the exclusive-OR instruction. Because only
the four least significant bits (low order nibble) of each
eight bit register are used, the result is always within the
limits of the finite field.
Multiplication and division within a Galois field do
not have a simple counterpart in binary arithmetic. Whereas
addition is accomplished mod 2, lending itself to binary
logic functions, multiplication over a Galois field bears no
resemblence to any simple logical function. Equation 3.15
illustrates such an example, in both binary and polynomial
forms. Examination reveals no simple pattern in the
operation which could be easily executed by computer. A
method is required which reduces multiplication over GF(2^)









Multiplication and division are implemented
logarithmically using a table look-up method.
In this
approach, the
product of two field elements equal to that
element of the finite field
whose power is equal to the
algebraic (mod 2*-!) sum of the powers
of the multiplier and
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multiplicand. The addition of powers by mod 15 (in this
case) is accomplished by a
"control"
routine. If the
addition should result in a sum greater than the bound of
the field (15), the base value (15) is subtracted from the
sum, returning the sum to the limits of the field.
The table look-up task is easily implemented utilizing
an indexed form of addressing whereby the index serves as
the data pointer, referring to a stored table of Galois
field elements. The 8086 has two such index registers,
allowing one to be used for multiplicand and the other for
the multiplier. The identification of the powers of field
elements is accomplished through a comparison-search
technique whereby the known element is compared to the
elements within the stored table. When the search is
successfully completed, the index counter itself indicates
the element's power . This operation is illustrated in
Figure 3.1. An alternative method for identification of the
Galois field elements which may be more suitable for longer
code types will be presented in Chapter 6.
Division is simply the inverse operation, requiring
the difference between powers of the
divisor and dividend to
obtain the power of the
quotient. Again, subtraction of






Figures 3.2 and 3.3 respectively.
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FIGURE 3.1 - Galois Field Table Look-Up Flowchart
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u cont t""e 3
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3.3 DECODER IMPLEMENTATION
The adaptive BCH decoder consists of a combination of
specially designed digital hardware and assembly language
software. The system is designed to optimize the decoding
process by utilizing hardware for those portions of the
process that require speed. The software interactively
controls hardware function to make it more flexible. The
use of the microprocessor for the algori thmically oriented
calculation of the error locator polynomial allows the
system to execute a variety of codes at different operating
speeds .
In terms of the three stages of binary BCH decoding,
stages I and III (syndrome calculation and Chien search) are
accomplished in hardware, stage II, the determination of the
error locator, is handled by the Intel 8086 microprocessor.
The full decoder is represented in block form as Figure 3.4,
with schematics appearing as Appendix A.
Figure 3.4 actually shows four seperate portions of
the decoder. The first is a shift register storage buffer
(U 21-25) which stores the received data in parallel with
the decoder. The length of this register is such that the
bit appearing at its output
corresponds to the correction
bit being applied as a result
of the Chien search. At any
time the register can contain
portions of three code words.
At the front end of the
buffer are those bits which have
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FIGURE 3.4 - Decoder Block Diagram
















Chirn searcher (S1AGE III)
been shifted into the syndrome-calculating registers. The
final stages of the buffer contain a portion of the word
which the Chien search stage is in the process of
correcting. Between them is a complete code word being
buffered while the microprocessor determines the error
locator polynomial.
One of the key elements of a hybrid implementation is
the synchronization of the three decoding stages with the
buffer register. The syndrome register and Chien searcher
must operate in synchronization with the buffer. Bits are
shifted into the buffer and the syndrome register
simultaneously. At the other end, bits must appear at the
output of the buffer at the same time that the Chien
searcher applies its correction bit. These three sets of
shift registers must
therefore operate on the same clock.
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The middle stage, which computes the error locator,
need not operate in full synchronization with the remainder
of the decoder. Only the interaction between this and the
other stages must be controlled. The central processor must
receive the syndrome power sums only after the division
process is complete. It must also provide the error locator
to the Chien stage at the start of the next block cycle,
when the Chien registers can be loaded.
These timing needs actually aid microprocessor
implementation. Although the time required of the hardware
stages to complete one 15-bit block remains constant for
single, double or triple error correction, the length of
time required to complete Berlekamp's algorithm increases
with the amount of correction needed. One need only ensure
that this task is completed within the external time
restraints of a full code block. By utilizing the parallel
interface ports of the SDK-86 microcomputer as input/output
buffers, the variable time for completion of Berlekamp's
algorithm presents no problem to system design.
The hardware utilized for the calculation of the
syndrome and power sums consists
of three 4-element feedback
shift registers (U 29,30) wired for division by the three
roots of the generator
polynomials. Additionally, a
wired-net configuration of
exclusive-OR gates implements the
matrix multiplications
needed to calculate the power sums
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Sl ~s(> from the three remainders.
The system design is simplified by the fact that the
three codes utilized have generator polynomials which
contain common roots. (Equation 2.6) The difference between
the three generator polynomials is the inclusion of another
primitive root for each additional bit of error correction
desired (as illustrated in Chapter 2, Table 2.2).
Therefore, the same hardware configurations are utilized by
all three codes.
The lowest of the three registers (U 30 as shown in
Appendix A) divides the received word by the primitive
factor
m( (x)
- x^ + x + 1. The wired-net exclusive-OR gates
directly above (U 39.40) compute S, , Sz and S^ from the
remainder of this division. The middle register (U 29)
divides the received word by ms(x) which leads to the power
sums Sj and S^ . The top register (two shift registers in
length) implements division by mj(x) leading to the final
power sum S^-.
Several flip flops (U 31,32) are utilized to generate
the control signals for operation of the decoder hardware,
as well as to synchronize microprocessor input and output.
These timing signals are illustrated
in Figure 3.5.
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Utilizing the end of block (active low) signal from
the encoder and several multiples of the system clock, these
flip flops send a LATCH ENABLE pulse to the syndrome
output
latches (U 26-28) at the completion of each block. This
high pulse (1 microsecond in width) allows the new power
sums to be loaded into the latches for use by the
microprocessor. Once these sums are stable within
the
latch, a RESET SYNDROME signal
is sent to clear the syndrome
*
registers for the next data block.
The END OF BLOCK signal
which controls the LATCH
ENABLE also notifies the
microprocessor that the cycle is
complete and stable
data is available at its input.
The
syndrome latches are wired
to the 8255A parallel peripheral
*
- the RESET signal









interface ports of the SDK-86 system. Prior to the start of
encoding/decoding, the 8086 initializes not only the encoder
feedback control described earlier, but also the operation
of its parallel ports (see Figure 2.4)
After initialization is complete and encoding has
commenced, the microprocessor enters a WAIT state. The 8086
instruction set features a "wait for
test"
command which is
useful for the synchronization of processor activity to
external events. This instruction causes the processor to
remain idle while the
"test"
line is sampled every
microsecond. When this line is found to be low, the
processor continues normal operation. This will only occur
once the power sums have been read into their latches. The
processor then reads the syndrome through the parallel I/O
ports and sorts them into the internal CPU registers for use
in determination of the error locator.
The error locator polynomial is found through use of
Berlekamp's algorithm. Two basic approaches to a
microprocessor implementation are possible. The first would
be a general software routine based directly on Equation
3.12 which would base its function on input and be
identical for all codes utilized. Such an approach has been
f3S\
taken by Le-Ngoc .
Although simpler in certain respects,
such a general approach
conflicts some basic advantages of
the system described in this
thesis.
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A fundamental reason for a hybrid design structure is
to take advantage of different
codes'
similarities while
optimizing system performance. Although the general
implementation of Berlekamp's algorithm applies to all BCH
codes, it may not provide optimal processor performance for
each individual code type. The decoding procedure presented
by Le-Ngoc originates in the PASCAL programming language.
Although this does emphasize the systematic nature of the
algorithm as Le-Ngoc states, the translation of higher-level
programming to assembly-language does not always produce the
most efficient code.
To optimize system performance within each of the
three code types utilized, the general algorithm
of
Berlekamp was implemented in three seperate and
specific
assembly-language routines. The use of CPU registers was
maximized throughout to avoid time-consuming memory
transfers. This alone necessitated three distinct
program
segments for the three code types due to the
variation in
the number of power sums
utilized by each code. It is
believed that the optimization of
software leads to more
efficient system
performance in each of the code types. It
also allows the hardware
that precedes and follows the
processor to be more general in
design. It is the software
that controls which
portions of the hardware (i.e. -which
power sums and
Chien registers) are to be
utilized.
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The single-error correcting (15,11) Hamming code does
not require calculation of the error locator from power
sums, as the syndrome has only one term (S,). The error
locator polynomial is given by <Hx) - 1 + S/x. In this
case, the processor decoding algorithm is no more than a
data transfer. S, is read in from the syndrome latch and
shifted to align itself properly for the output port
configuration. The shifted syndrome is then written to the
low order Chien stage while zero is written to the two
higher order stages. (Refer to Figure 3.6)
FIGURE 3.6 - Single E.C.C. Flowchart
/WAIT ")V&r TTST J
L
input power sum (SI)
through PORT r
S(l) - SIGMA 1
SIGMA 2-0
SIGMA 3-0
/output error locator 7
through PORTS a and b /
to Chien stage /
This code is complete for all single-bit errors.
Every possible non-zero syndrome corresponds to a specific
*
- Program listings are included as
Appendix B. The general system
flowchart appears as Figure 2.4,
routine-specific flowcharts follow.
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single bit error; everv eocpr f * ury c set of the code array has a coset
leader whose weight is either zero or one. Unfortunately,
this implies that not only can the code only correct single
bit errors, but it is also not capable of detecting
additional errors. Modifications to the code are possible
to allow detection of any double bit errors by the addition
of an overall parity check bit to produce an "extended-
Hamming code of length 16. This will be discussed in
Chapter 6.
The application of Berlekamp's algorithm to the (15,7)
double error correcting BCH code yields the following
formulation for the error locator (implementation
illustrated in Figure 3.7):
cr(x) - 1 + S,(x) + [S2 + s3/s,
Jx2-
(Eq. 3.16)
If S, is not zero, and S3-(S,)3, given that Si-(S,)Z, the
final (x2-) term of Equation 3.16 vanishes and the
error-locator reverts to that of the Hamming code described
above, only one error having occurred. Moreover, if S3 does
not equal zero, but S, does, the final (x2) term will be
indeterminate, signifying the occurance of more than the two
correctable errors.
Equation 3.16 shows that the first three power
- the (15,7) code is capable of some
triple-error correction if decoded
dif ferently-see Chapter 6
sums
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FIGURE 3.7 - Double E.C.C. Flowchart
Sk <,TT N / input power sums /
r*~-(7i r+1 s(1)
- s('> /V**"
- S J through PORTS b and c/
res
single error only
SIGMA 1 - S(l)
SIGMA 2 - S(2)
VT5
SIGMA 1 - 0
SIGMA 2-0
double error occurred
SIGMA 1 - S(l)
SIGMA 2 - (S3/SO+S2
-j SIGMA 3
- 0 r
/ output error locator /
/ through PORTS a and b /'
1 I
are required for double error correction. Once these power
sums are read in from the syndrome latches, S( is examined.
If it is found to be zero,either of two situations exist:
either S3 is also zero in which case no detectable error
occurred and er(x)-0, or S3 is not zero, in which case the
decoding algorithm fails, having detected three or more
errors. In either case, the processor output to the Chien
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searcher must be zero. If detection of uncorrectable errors
is desired, testing of S3 would be required. If it is
non-zero, a decoding failure can be expected, and some
higher level process in the communications protocol can then
be flagged.
If both S( and S3 are not zero, Equation 3.16 is valid
and the errors can be located. Implementation is
accomplished through Galois field operations described in
the previous section (3.2). Following determination of the
error locator polynomial terms, they are transferred to the
appropriate I/O ports to be loaded by the Chien stage at the
completion of the block cycle.
The triple error correcting (15,5) BCH code requires
the most complex of the three software routines. One reason
is simply the required additional iteration of Berlekamp's
algorithm and the inclusion of two additional power sums in
the syndrome. There is also the need for more
"alternative"
solutions of the algorithm for the cases where one or more
power sums equal zero. The flowchart of this routine is
shown as Figure 3.8.
As discussed by Chen, the distribution of random
bit errors favor the
occurrence of a smaller number of
errors within a given
block. One advantage of Berlekamp's
algorithm is that the solution
of the error locator in these
cases requires fewer
computations. In this implementation,
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FIGURE 3.8 - TrinU r r r v,inpie t. . c . C . Flowchart
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these instances require seperate routines, all of which are
shorter than the full implementation of the algorithm.
Following detection of the active low TEST signal, the
processor reads in all power sums through I/O ports B and C
and sorts them among the CPU registers. In order to
maximize register usage, only S, , Sj, S^ , and Sf are
utilized directly from the syndrome stage. S^ and S^, are
obtained indirectly from S, and S3 using the relation
2,
S2,r\
= t sn.l when these sums are required. This allows the CPU
registers to be more effectively utilized for intermediate
storage of suras and products during the routine.
A series of zero-tests in a sorting routine occurs
next, routing the processor to the appropriate formulation
for calculation of the error locator. With three primary
(odd power) power sums, there are eight possible
combinations of zero and non-zero terms, for which seven
procedures are needed. Aside from the fact that certain of
these routines are shorter than the full implementation,
alternate routines are required to enable use of table
look-up methods for Galois field multiplication described in
the previous section. The Galois field element (0000) does
not have a power associated with it, and is therefore not
compatible with the methods utilized.
It would be possible
to account for this in the
implementation of Galois field
operations, but given
that the presence of zero power sums
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reduces the number of computations needed to find the error
locator, seperate formulations of the algorithm are
beneficial .
Of the eight possible combinations of zero and
non-zero valued power sums, two produce the same formulation
and routine (for different reasons). If all three power
sums are zero, no detectable error occurred within that




- 0, but S^- is non-zero, more than three errors have
occurred and solution would yield an indeterminate form. As
in the double error correcting case, this situation is not
solvable. In either of these two instances, a zero-valued
error locator sent to the Chien searcher. This
"detection"
could be used to flag a higher-level process in the
communications protocol; either signalling for
re-transmission or to inform the user of the occurence of
undetectable errors.
The remaining six possibilities illustrated in the
flowchart shown in Figure 3.8 are all modifications of the
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The result of one or more power sums being zero is
just the elimination of one or more terms in the numerator
of either the x or x terms above. However, the non-zero
case where S3= (S,) will result in a zero denominator.
This is another instance where uncorrectable errors have
occurred. In this instance again, no correction is
attempted. Once the error locator has been found, the three
terms of the polynomial are placed in the appropriate I/O
ports and loaded into the Chien search registers at the end
of the block.
The loading of the Chien search registers is
controlled by signals from flip flop U32 and the system
clock. As mentioned, an additional clock cycle is required
to strobe the error locator into the Chien registers while
not affecting either the buffer or the syndrome stage. The
encoder-created "end-of -bl
ock"
pulse and the ripple count
output of the block counter provide the necessary gating of
the system clock to satisfy this need. The 4 bit binary
block counter (U3) actually counts its full 16 clocks,
however the final clock is invisible to all components hut
the Chien search registers. The input to these registers is
multiplexed to allow both parallel loading at the start of
each block, and multiplication
feedback for the remainder.
The multiplex control is derived from the "end of
block"
delayed by the system
clock (inverted) through flip flop
U32. It allows data to be
strobed into the registers from
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the Intel 8255A ports during the 16th clock cycle of each
block .
Due to the length of the parallel storage buffer,
error-locator terms are loaded into the Chien registers as
the corresponding data block reaches the final 15 stages of
the storage buffer. As mentioned in descriptions of the
encoder, the data blocks appear in the register from high to
low order (the most significant bit is closest to the
register output).
The Chien search registers attempt repetitve solution
of the error locator polynomial searching for its roots. As
described in section 3.1, to test the (n-j)th bit, the Chien
searcher sums all terms of the polynomial c^(x) where x
-<%*"
(Equation 3.14). The Chien registers (one for each of the
three error-locator terms) are wired to multiply the error
locator terms (<%) by the appropriate Galois field element
(CXk) with each shift. The lowest of the three (U35)
multiplies <7j by <*- , the middle
register (U34) multiplies <S~Z
>yb
OC2-
and the top register (U33) multiplies CT3 (for triple
error correction only) by *- with each successive register
shift.
The set of exclusive-OR gates
shown immediately below
these registers (U 43,44) is a 4 bit
mod-2 adder applied to
a 4-input NOR gate (U36).
The addition of the inverter to
the adder's least
significant bit (shown as QA ) accounts for
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the constant xe coefficient of 1 in the summation.
After the error locator terms have been strobed into
the Chien registers, the first rising clock of the cycle
multiplies each error locator term by the appropriate Galois
field element. The mod-2 adder then achieves the summation
shown as Equation 3.14. If the most significant bit
contains an error, then the summation will yield a zero
output, forcing the NOR gate output high. The output of the
NOR gate is exclusively OR-ed with the data bit as it leaves
the storage buffer, achieving the necessary correction.
Each successive clock pulse multiplies the register contents
yet again by the appropriate Galois field elements to check
and if needed correct the next lowest order bit of the
sequence as it is being shifted out of the channel.
In the described system, the corrected output consists
of the full 15 bit block of information and parity check
digits. The information is then easily retrieved by use of
a gated register similar to that used in encoding. Either
way, at this point,




To clarify the decoding process for BCH codes, several
decoding examples are presented below. In Chapter 2, the
encoding process for the (15,11) single error correcting
Hamming code was illustrated with the incoming message word
m(x) defined as (11010001101). The four parity check digits
calculated by the encoder and appended to m(x) were (1110).
Assume a single bit error In the 10th most significant
bit (b9 ) so that the received vector is (110101011011110).
The syndrome is found by division of the received vector by
mt(x)
- x +x +1 . Table 3.1 illustrates the shift register
contents of the syndrome stage after each shift in the
block. The contents after the 15th (and final) shift reveal
the power sum S, to be (1010) or PC .
For the Hamming codes, the error locator polynomial is
defined in Equation 3.18 below.
OT (x) - 1 + Sj(x)
Substitution of S. = *C reveals
O-(x)
- 1 + <X9(x)
(Eq. 3.18)
The binary form of S, (1010) is loaded into the Chien
searcher in an attempt to solve for the root(s) of the error
locator. Solution of the error
locator reveals the singe
root to be x-oc^, indicating the
occurance of an error in bit
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1 0 10 0 0
1 0 110 0
0 0 0 110
1 0 10 11
0 1 10 0 1
1 1 0 0 0 0
0 0 0 0 0 0
1 0 10 0 0
1 0 110 0
0 0 0 110
1 0 10 11
1 1 0 0 0 1
1 1 0 10 0
1 0 10 10
0 0 0 10 1
(15-6) or bit^, the least significant bit position being
bit0. The Chien stage output goes high during the final
shift out of the buffer of bit^ and correction is achieved.
The second example shall illustrate the detection and
correction of a triple error pattern using the (15,5) triple
error-correcting BCH code. For simplicity, assume the zero
vector was transmitted, so that the received vector is the
error pattern. Table 3.2 shows the shift register formation
and contents after each shift for all three syndrome
registers. The received vector is the 15-tuple
(000010000001010) with errors in bit positions 1,3 and 10.
The error pattern e(x) is shown as Equation 3.19.
e(x)




TABLE 3.2 - (15,5) Triple E.C.C. Syndrome
Register Contents (example)




0 0 0 0 0 0
0 0 0 0 0 0
0 0 0 0 0 0
0 0 0 0 0 0
1 0 1 0 0 0
0 0 0 1 0 0
0 0 0 0 1 0
0 0 0 0 0 1
0 1 1 1 0 0
0 0 0 1 1 0
0 0 0 0 1 1
1 1 0 1 0 1
0 1 1 1 1 0
1 0 1 1 1 1
0 1 1 0 1 1
i"5(x)t Q) [j]--[yp,
f.b.
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
1 0 1 0
0 0 0 1
0 1 1 1
0 1 1 0
0 0 0 1
0 1 1 1
0 1 1 0
1 0 1 1
0 1 1 0
1 0 1 1
0 1 1 0
M *H]>&-E}^-0^3*CI
f .b.
0 0 0 0 0 0
0 0 0 0 0 0
0 0 0 0 0 0
0 0 0 0 0 0
1 0 10 0 0
0 0 0 10 0
0 0 0 0 10
0 0 0 0 0 1
0 1 1111
0 1 10 0 0
0 0 0 10 0
1 0 10 10
0 0 0 10 1
1 1 0 1 0 1 1














The syndrome elements are revealed after the 15th
shift through the three remainders. The power sums are
found through multiplication of the remainders as shown as




+ + *V + + *"x
+oc'3
(Eq. 3.20)
The six power sums are then utilized by the Galois
field processor (Intel 8086) in the formation of the error
locator polynomial as defined above in Equation 3.17.
Solution reveals the error locator polynomial below:
13 & 3
CT(x) - 1 + oc x + or x (Eq. 3.21)
As seen in Equation 3.21, the second-order error
locator term is zero, as S^*^
= ^5-. The three error
locator terms (in this case ( , 0 and*< ) are applied to the
Chien search inputs to be multiplied succesively be
(ac,**1
and oC 3) respectively. This reveals the three roots of the
error locator to be & , & and OC . This again agrees with
the known error pattern of Equation 3.19. The summed output
bit of the Chien searcher then goes high while these bits
are being shifted out of the storage buffer, and the mod-2
addition of the buffer and Chien sum bits then correct the
erroneous bits. The sum of this mod-2 addition (exclusive
OR) over the full 15 bit






The basic advantage of a hybrid error correction
scheme lies in the ability of the system to counteract
varying channel error rates at one of several data rates.
The system proposed in this thesis achieves single, double
or triple bit error correction within a 15 bit block of
data. The correction can be achieved at operating speeds of
18, 36 and 72 K digits per second.
To test the performance of the system, it is necessary
to simulate independent bit errors with controllable
statistics. To have a test that can be compared to theory,
the errors must follow a binomial probability distribution.
Because the BCH decoder handles data in discrete blocks, the
distribution of errors within a given block must be
controllable .
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If the bit errors are statistically independent, then,
for a short code word, u errors will be more probable than v
errors if u < v. This is a basic premise in the BCH
decoding method, allowing the decoder to relate a given
syndrome to the most likely (least weight) error pattern
within a particular coset. Defining (p) as the probability
that a single bit within a given block of length (n) is
received incorrectly; the binomial distribution defines the





p (l-p) (Eq. 4.1)
Therefore, the probability of receiving any combination of v
bit errors is
n-x/
p(v errors) "(y)*P *(1_P)
(Eq. 4.2)
Errors are injected into the system under study at the
input to the "channel", a block-length shift register stage
between encoder output and decoder input.
The encoded bit
stream is exclusively OR'ed with the
serial error pattern.
This error sequence represents
errors caused by external
channel noise or
distortion. The error sequence must be
generated synchronously
with the encoder/decoder shift
registers .
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The hardware utilized to simulate channel errors is
shown as Figure 4.1. Two 15-bit pseudo-random pattern
generators are utilized (U 47-50), both of which generate a
pattern containing (2 -1) or 32767 different states. One
such pattern is the logical complement of the other so that,
starting from the same state, the two patterns progress in
opposing fashion. The only state at which the two patterns
are equal is the initial state of '01'. The
non-complemented pattern excludes the all-zero state, while
the complemented pattern is never all ones.














The two patterns are
then compared by exclusive OR'ing
h of the 15 bits
of the two
patterns. A single pattern
~
"*- schematic diagram appears in Appendix
A
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is thus obtained which contains a logic
'0'
in each position
where the two patterns match. From this pattern, a
selectable number of compared bits is selected through a
combination of 2,3 and 5 input NOR gates (U 57-59) ANDed
through a DIP switch (SI) and applied to the simulated
channel .
A pseudo-random pattern generated by a maximal-length
shift register has some very useful characteristics. In one
full cycle, the number of l's is one greater than the number
of O's (vice-versa for the complemented sequence) due to the
one disallowed state. In one cycle, half of the sequences
of consecutive l's will contain a single digit, one-quarter
will contain two consecutive l's and so on. Most
importantly, if the full pattern of a single bit is shifted
cyclically by any amount (other than a full sequence length)
and compared to the original sequence, the number of
disagreements will always be just one greater than the
number of agreements. The autocorrelation function of such
a pseudo-random source is a delta function at zero and (1/K)
elsewhere (where K is the number of independent states).
The larger the number of bits compared between the two
patterns, the smaller the probability of the two patterns
matching. Each NOR gate output is high only if all inputs
(bit comparisons) are low. Thus, an error is generated only
if all compared bits match. The smaller the probability of
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a match occuring, the smaller the channel error probability
introduced to the system. As the
'errors'
are distributed
randomly over the K states, the average distance between
errors must increase with the number of bits compared,
meeting the basic requirement for independent bit errors.
As the average distance between errors increases, the
probability of multiple errors occurring within a given
block of data must decrease. The errors are distributed
over the entire range of 32,767 states, therefore, as errors
occur less frequently, one would expect less of them to
occur in close proximity to one another. By selecting
different DIP switch positions, the number of bits to be
checked can be varied between 2 and 15 per block. This
controls not only the frequency of injected errors, but also
the number of errors which will occur during one block of
da ta .
To test the validity of this method, a computer
simulation was run which generated both primary patterns and
performed the required masking and comparison operations.
The resultant error patterns were tabulated and compared to
the theoretical distributions as
defined in Equation 4.1.
Table 4.1 shows the total number of
errors generated for
each possible number
of bits checked as well as the
resultant error
probabilities for each case.
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TABLE 4.1 - Overall Error Probabilities
of Simulated Results
bits checked no. of errors prob . (error)
2 8192 0.250008












Figures 4.2 (a)-(j) graphically illustrate the results
of this simulation for each possible bit pattern which could
be utilized. The BASIC program which generated these
results is illustrated in flowchart form as Figure 4.3, with
all results in tabular form provided as Appendix C.
Observation of these results illustrate their
agreement with a theoretical binomial distribution. For the
instances with high overall error probability (less than
five of the 15 bits compared) correlation
with theory
deviates for error patterns containing
fewer than five
errors. As the number of
errors per block increases, so
does the agreement between
simulation and theory.
Additionally, as the
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distributions increases as well.
The simulation results also reveal another important
characteristic of the error pattern distribution. As more
digits of the two pseudo-random patterns are compared, those
error patterns containing larger numbers of errors become
less probable. When a six bit pattern is checked, error
patterns containing greater than three errors per block are
generated. When more than six bits are compared, the
simulation does not produce any error patterns containing
more than three errors. These error patterns are not
mathematically impossible in the free-running system, but
they were not produced in simulation, and the probability of
their occurance is expectedly quite low. If eight bits are
checked only single and double bit errors were found to
occur; the pattern can be further limited (statistically)
to only single bit errors if 10 or more bits are compared.
This scheme allows testing of decoding performance for
the three codes utilized in the system under a variety of
input error probabilities. In all cases, the probability of
a single error occuring is (2 ) where m is the number of
bits compared within the n-length block.
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A method has been presented which allows for the
introduction of independent bit errors into the error
correction system while allowing the frequency of errors to
be known and controllable. The maximum concentration of bit
errors occurring within a single block is also statistically
controllable. This creates a stable predictable environment
in which the decoding system described in this thesis can be
tested and measured. The results of these tests will be




The key advantage of the hybrid system described in
this thesis is flexibility. A system has been presented
which is capable of implementing several BCH error
correcting codes at one of several data rates. Over a 15
bit block, single, double and triple error correction can be
achieved, operating at 18, 36 or 72 thousand digits per
second. Table 5.1 lists the actual data rates for
transmission of information through this system. These
rates refer to the final information stream after the
decoded parity check digits have been stripped away. It
more clearly illustrates the potential flexibility of this
system .
To test the effectiveness of this system, a method of
random error generation has been developed and described in
the previous chapter. This scheme allows for the injection
of independent bit errors of controllable statistics into
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TABLE 5.1 - code and information throughput
rates for the codes
t R [k/n]
information throughput rate

























the system under test. The error rates generated are
independent of operating frequency, and therefore present an
accurate means to verify the system's correction ability at
different operational data rates.
Examination of the error simulation results presented
in Chapter 4 reveals that this method of error generation is
least accurate for those cases where less than five of the
fifteen bits in the random patterns are compared.
Furthermore, when more than eleven bits are compared the
input error probabilities become extremely small. For these
reasons, system performance was measured for error patterns
ranging from comparison of five pattern bits to eleven bits.
This results in input error probabilities ranging from
0.031251 to 0.000488.
Performance tests for each of these seven error
patterns were run for each of the three code types at each
of the possible operating
speeds. The exception to this is
the (15,5) triple-error correcting
code. Due to the length
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of the error locator algorithm, this code cannot run
successfully at an operating speed of 72 kbaud. It takes
longer to complete this algorithm than is allowable given
the 16 shifts of the 76.8 kHz system clock. Thus, the
performance of this code was only examined at two operating
speeds .
During system debugging, another problem was
encountered which was linked to system interface timing.
Due to the nature of several control signals, the CHIEN LOAD
pulse remains active (low) for a full clock cycle. In the
case of no error where the microprocessor only transfers the
zero syndrome to the output ports, the microprocessor was
found to occasionally output two consecutive error locator
polynomials for the same data block causing a decoding
error. To alleviate this problem, a brief delay was
inserted in each decoding routine, the length of which was
varied according to system operating speed. A more
desirable fix to this problem would involve a re-design of
the system control signals, pa rt icula rily the CHIEN LOAD
signal. The pulse width could be reduced to 1 microsecond,
alleviating this
difficulty. The pulse must stay active
(low) for at least that long to
ensure recognition by the
microprocessor,
which only samples the
TEST line every five
processor clock cycles.
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The system under test consisted of the designed system
hardware, an Intel SDK-86 8086-based microprocessor
development kit, an Intellec Series III Microprocessor
Software Development System, a Hewlett-Packard 1615-A Logic
Analyzer and several gated counters. Each performance trial
measured the number of uncorrected errors appearing at the
decoder output over a one megabit data stream. Logic gating
was used to detect adjacent errors and to count the
measurement block. Uncorrected errors and total bits
through the system were counted utilizing external triggered
counters .
In conducting these performance tests, the logic
analyzer was utilized to visually confirm the accuracy of
the uncorrected error counts, pa rt icula rily at low error
rates. It also served as a visual check as to proper system
operation in terms of timing and control signals, the random
message source and the patterns of error correction.
The error simulation results, as presented in Chapter
4, indicate the statistical improbability of error patterns
containing large numbers of errors occurring
when seven or
more bits of the two pseudo-random patterns are compared.
These patterns were, in fact, observed occasionally during
testing illustrating the truly
random nature of the error
patterns generated.
Although such patterns did not occur in
a single cycle through
the 32767 independent states of the
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pseudo-random cycle, the odd length of coding blocks (15
digits) provided even greater variety in the error patterns
than predicted. The cycle of error patterns actually
repeats only after 491,505 independent states, providing a
truly random pattern of errors for the system under test.
The results of these measurements are shown as Table
5.2. For each of the three operating rates (18, 36 and 72
kbaud), input and output error probabilities are tabulated
for each error pattern and code type tested. The first
three graphs (Figures 5.1-3) compare the results of tests on
a single code type at varying operating speeds. The final
three graphs (Figures 5.4-6) compare the error correcting
ability of the different codes operating at a single data
rate (code digits per second).
These graphs demonstrate several important
characteristics of system performance. From observation of
Figure 1, the (15,11) single error correcting code functions
identically at all three data rates. It is most effective,
however, operating at 72 kbaud. At this speed, the system
has a throughput rate of 52.8 thousand information digits
per second .
Figures 5.4-6 illustrate the performance of double
error correction
for all three operating speeds in
comparison to single error
correction. In all three
instances, the use
of the (15,7) code causes a decrease in
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TABLE 5.2 - performance test results
AT 18 kBAUD, ERROR PROBABILITIES FOR THE CODES ARE:
bits input output probabilit ies
checked prob. single ecc double ecc triple ecc
5 3.125E-02 2.108E-02 1.271E-02 4.542E-03
6 1 .563E-02 7.921E-03 2.068E-03 9.580E-04
7 7.813E-03 2.907E-03 7.940E-04 3.020E-04
8 3.906E-03 1.092E-03 1.380E-04 4.800E-05
9 1.953E-03 4.600E-04 6.600E-05 3.100E-05
10 9.766E-04 8.700E-05 7.000E-06 4.000E-06
11 4.883E-04 1.200E-05 0 0
AT 36 kBAUD, ERROR PROBABILITIES FOR THE CODES ARE:
bits input out put probabill ties
checked prob . single ecc double ecc triple ecc
5 3.125E-02 2. 183E-02 1.289E-02 2.080E-02
6 1 .563E-02 8.091E-03 2.035E-03 6.628E-03
7 7.813E-03 2.939E-03 7.610E-04 2.722E-03
8 3.906E-03 1. 123E-03 1.640E-04 1 .007E-03
9 1 .953E-03 4.730E-04 7.400E-05 5.180E-04
10 9.766E-04 8.400E-05 4.000E-06 1.650E-04
11 4.883E-04 9.000E-06 0 7. 100E-05
AT 72 kBAUD, ERROR PROBABILITIES FOR THE CODES ARE:
bits input output pro labilities
checked prob. single ecc double ecc
5 3.125E-02 2.192E-02 1.678E-02
6 1 .563E-02 8.216E-03 4.040E-03
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OPERATING AT 36 KBAUD
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FIGURE 5.6 - 72 kBaud Results (graph)




output error probability. However, Figure 5.2 illustrates
that double error correction is less effective at 72 kbaud
than at the two lower operating speeds. As in the case of
triple error correction, this is due to the
software-hardware interface.
If the syndromes calculated for a given block have
relatively large exponents (powers), the table look-up
method utilized in solving for the error locator can take
considerable time. In this instance, the 76.8 kHz clock
completes counting a block cycle before the processor can
completely determine the error locator. This causes a
decoding failure to occur.
Although the results prove this situation does arise,
they also show that it is an unlikely enough event so that
the double error correcting code still provides correction
superior to that of the (15,11) Hamming code at maximum
speed. Even though the output error probability of the
double error correcting code is greater at 72 kbaud than at
lower speeds, it is still lower
than that of the single
error correcting code at any
speed.
The triple error correcting code demonstrates varying
error correcting ability
at the different operating speeds.
As was mentioned previously,
performance of the (15,5)
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triple error correcting code at maximum (72 kbaud) speed was
not even tested due to the length of the algorithm.
Examination of Figure 5.5 (error correction at 36 kbaud)
reveals that triple error correction tends to fail even at
this rate. For reasons stated directly above, the algorithm
may not always be completed by the end of a block cycle,
thus causing a decoding failure. The effectiveness of
triple error correction at 36 kbaud barely exceeds that of
single error correction, at a much lower rate of information
throughput (16.8 k for triple error correction verses a
maximum of 52.8 k digits per second for single error
correction ) .
For all codes at all speeds, the amount of error
correction achieved increases proportionally for a decrease
in input error probability. As mentioned in Chapter 3, it
is possible that two error patterns differ by a code word.
The decoder relates a specific syndrome to a specific coset
leader. If the error pattern received is not within the
correcting limits of the code, it
can be misinterpreted as
having a lower weight and a decoding error will occur. In
this event, the output
block will contain not only the
injected errors, but also additional errors where the
decoder attempted a correction. Therefore, for high input
error rates where these
large error patterns are more
probable, decoding errors
are also more likely to occur, and
decoding is not quite as
effective.
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The failure of certain codes at higher operating
speeds does not imply a lack of applicability of the design
proposed in this thesis. In fact, it serves to further
clarify the need for, and advantages of a hybrid system. In
actual use, it is not necessary for each code type to
operate at each of the system's possible operating speeds.
The range of operating speeds serves to optimize the
performance of the different code types contained in the
system.
Of the eight variations tested, four would appear
beneficial. The single error correcting code operating at
72 kbaud offers the greatest amount of information
throughput (52.8 kbaud), but the least amount of error
correction. On the other extreme, triple error correction
operating at 18 kbaud offers far greater error correcting
abilities, but the information throughput is approximately
one-ninth that of the single error correcting code operating
at 72 kbaud. Between these extremes, the double error
correcting code offers
two beneficial performance
capabilities. One provides slightly improved correcting
ability at a loss of speed,
the other compromises error rate
for an improvement in throughput.
To illustrate this contrast, Table
5.3 lists the input
and output er,ror
probabilities averaged over three trials
(for n-5,6 and 7), as well as operating speed and
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information throughput rates for each of these four casei
TABLE 5.3 - comparison of selected error
probabilities and data rates for
optimum performance (with input
error prob. = 0.020671)
code opera ting output error info rraa t ion
type speed probabili ty throughput rate
(kBAUD) (avg.of n*5-7) (kBAUD)
single 72 0.011585 52.8
d ouble 72 0.007940 33.6
d ouble 36 0.005309 16.8
triple 18 0.001962 6.0
The output error probabilities shown in this
table are
quite high, making this system
impractical for use with
input error probabilities of this
magnitude. This is a
consequence of the codes used,
rather than the system of
implementation. To obtain more
substantial error
correction, and
hence lower output error probabilities,
more
powerful codes would be needed.
The system presented
in this thesis serves to
demonstrate a method





presented in the thesis were
chosen as being representative
in their relative
range of
performance. Their short length
reduces their




construction and testing of the
prototype
hardware.
Regardless of the length of the
codes
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utilized and the overall level of correction achieved, the
range of throughput rates and output error probabilities
shown in Table 5.3 clearly illustrates the flexible nature
of the hybrid error correcting system presented in this
thesis.
Overall, the system performed as expected. In
comparison to hardware decoders currently available, the
decoder described in this thesis is quite slow. However,
this does not detract from its potential use. The hardware
used in construction of the prototype is standard TTL logic,
which accounts, in part, for the low operating speeds. In
the following chapter, modifications in both hardware and
software will be presented which would result in much faster
implementations of the system presented here. Adaptations
to other code types, including Reed-Solomon non-binary codes
capable of burst error correction, will be presented. In
view of these alternative applications, the results
presented here demonstrate the inherent flexibility and wide





This thesis presents a hybrid method for the
utilization of binary BCH error correcting codes in a
microprocessor based environment. The key advantage to this
system is its flexible nature and its ability to implement a
variety of codes. The design which has been presented
utilizes three such codes of block length 15 capable of
single, double and triple error correction at several
different baud rates.
In presenting performance test results for this
prototype system, it was shown that although the system did
provide some amount of error correction, for the high input
error probabilities utilized more
powerful correcting codes
would be required for this system to be practically useful.
The throughput rate was also
examined and found to be
somewhat slow in comparison to currently available hardware
systems .
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This chapter shall examine ways in which a hybrid
system of the type presented in this thesis can be adapted
to larger, more powerful BCH codes operating at much higher
baud rates. These adaptations include expansion of the
system hardware and software, but involve the same design
principles as the system presented in previous chapters.
In describing a fully microprocessor-based system for
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digital error correction, Le-Ngoc points out that a
complete software implementation of digital error correction
cannot achieve the operating speed of a fully hardware based
system. However, this lack of speed can be alleviated to
some extent by the combination of specially designed
hardware to be controlled by the microprocessor. As the
results of Chapter 5 illustrate, this alone does not produce
an extremely fast correction system.
Several factors contribute to the slow operating speed
of the system described in this thesis. Primarily, it is
due to the operating speed of the microprocessor and the
hardware used in construction of the prototype. The
microprocessor utilized is an Intel 8086 operating at 4.9
MHz. More recent versions of this
processor operate at more
than double this rate, with a
clock frequency of 12 MHz, and
faster, more efficient
microprocessors are also available.
As the technology of VLSI
design and manufacturing develops,
the disadvantages of slow operating
speed now associated
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with microprocessor-based systems will diminish.
The hardware utilized in the system presented in this
thesis consists of 60 TTL components. Most of these are
basic logic building blocks including D-type flip-flops,
exclusive OR gates, shift registers and latches. The speed
and reliability of such a system could be greatly enhanced
by the use of newer integration technologies such as emitter
coupled and programmable array logic. The use of ECL gates
in the system could provide far superior operating speeds
due to the lower average propagation delay of ECL gates.
The average delay (with nominal fan-out) for standard TTL is
[38]
10 nanoseconds, as opposed to 2 nanoseconds for ECL. An
implementation using PAL could be accomplished with two or
three integrated circuits comprising the entire decoder. By
decreasing the device count, the reliability and physical
size of the system would be much improved. As the ability
to include more devices on a single die increases, the
microprocessor related portions of this decoder could be
placed on one single IC, with the other hardware (shift
registers and gates for syndrome calculation and Chien
search) contained in several
IC's.
The major advantage of such a system which has been
stressed throughout this
thesis is one of flexibility.
Therefore, the major
area of potential application and
modification is in the adaptation of the system to different
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cyclic codes. The family of cyclic codes is large, and
there are many ways in which the described system can be
altered to implement a wide variety of code types.
The decoding of the three BCH codes described in
Chapter 3 is achieved through direct interpretation of
Berlekamp's algorithm. This algorithm can be modified in
several ways to achieve more complete detection and
correction of errors as well as a faster operating speed.
Chen (1981)
'
presents a modified algorithm which
decreases decoding time in the instance of fewer than the
maximum number of correctable errors have occurred. Several
other similar modifications have also been presented, which
allow for reduction in the time required for the completion
of Berlekamp's algorithm. Burton (1981) proposed a
means by which the multiplicative inversions required by
Berlekamp's algorithm can be eliminated.
Algorithms which improve the correction abilities of
these codes have been presented by Berlekamp as well as
Reed, Truong and Miller and others. Berlekamp
describes
an alternative algorithm
for the decoding of a double
error-correcting BCH code
of length 23 capable of correcting
all patterns of three
or fewer errors. Reed, Truong and
Miller present a
simplified algorithm for decoding both
errors and erasures
through the use of BCH and Reed-Solomon
(non-binary) codes. Using fast
transform methods and the
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theory of continued fractions, they present a modification
to the Berlekamp algorithm which greatly simplifies its
implementation and expands its applicability.
To meet the needs of a specific communications system,
the structure of the codes can be modified by adjustment of
the block length. The addition of a single overall parity
check digit increases code length by one bit, but also
improves error detection and correction capabilities. All
code words must, in this case, have an even weight. This
allows the single error correcting Hamming code to correct
all single bit errors and also to detect all double bit
error patterns. The additional hardware required to append
this overall parity check is minimal, consisting of a simple
flip-flop to count the high bits, and alterations in the
control logic to account for the additional code digit. The
changes required in decoding are similar.
For faster solution for the roots of the error locator
polynomial, several hybrid methods have been presented which
would adapt well to a microprocessor-based environment.
R3TJ
Kai-Ping Yiu proposed an method
for root computation
which is a combination of prewired hardware computation and
stored table look-up. The Chien search involves
m
substitution of all possible 2
- 1 possible nonzero Galois
field elements into the error
locator to find all possible
roots. For double or triple error correction where the
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error locator must have degree less than four, Yiu's
approach requires only two 2wby m tables, and solves the
polynomials through cubic, quadratic and quartic equation
expansions. Such a method is easily implemented by
microprocessor. In this case, a design which consists of
two processors in a master-slave configuration (the master
to control hardware and determine the error locator, the
slave to solve for its roots) might be effective.
6.1 APPLICATION TO LONGER BCH CODES
To adapt this system to larger, more powerful binary
BCH codes, additional hardware is needed. The encoder must
be increased in size, but the general pattern of its design
would still follow from Figure 2.1. The basic design of the
adaptive BCH encoder described in Chapter 2 allows for such
expansion to longer BCH codes while such an encoder could
still handle the shorter block lengths desired. The
additional hardware would consist of an equal number of
additional shift register stages, exclusive OR gates and
2-input AND gates to provide the microprocessor-controllable
feedback taps. Some additional logic would also be needed
to provide the gating waveforms utilized
in control of the
encoder and its output to the channel.
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The other modification required to increase the block
size of the encoder is the increase in the parallel
interface between encoder and microprocessor. As block
length increases (and also as the variety of codes to be
utilized by a given system increases), the need for
microprocessor input to control encoder feedback taps and
control logic also increases. Again, as VLSI techniques
improve, more such microprocessor peripherals can be
included on one integrated microcomputer IC.
The first stage of BCH decoding, calculation of the
error syndrome, involves division of the received code word
by the factors of the generator polynomial. Codes of the
same block length have generator polynomials with common
factors, with additional independent, irreducible factors
[m/(x)] of the generator polynomial required for increased
error-correcting
ability- The decoder hardware presented in
Chapter 3 is simply that which is required for triple error
correction (syndrome calculation and Chien search). The
three code routines utilize more or less of this hardware
depending on the code being used.
The Chien search hardware has a similar
characteristic; for a t-error correcting code,
the error
locator roots are found by multiplying the error locator
polynomial repeatedly by the first t powers of the primitive
GF element <* . For a
given block length code structure,
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this primitive element remains the same, and the different
codes simply utilize as many of these multiplicative stages
as are needed. The registers not utilized are simply filled
with zeros so that they do not affect the sum taken after
each multiplication (as described in Chapter 3).
The final determination as to which of these hardware
elements are utilized in decoding, and hence which code is
being implemented, is made by the user. The software
routines for the different codes read only those power sums
required for that code. After the error locator polynomial
has been found, those Chien stages to be used are loaded
with the terms of the error locator, and the remainder are
filled with zeros.
As is the case for the encoder, the use of more longer
block length codes requires additional parallel interface
between hardware and microprocessor. For each additional
syndrome stage (corresponding to an additional factor of the
generator polynomial), a greater number of inputs to the
microprocessor are required. Likewise, the resultant error
locator will contain additional terms to be loaded into
additional Chien registers.
The major decoder modifications lie in the area of
software. For each additional code type to be utilized, a
routine to implement Berlekamp's algorithm must be written.
Such routines would follow basically from those presented in
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Chapter 3, but their length and complexity would increase
with block length and the amount of correction desired. An
alternative approach, as indicated in Chapter 3. would be a
single general implementation similar to that presented by
Le-Ngoc.
J
For longer block length codes, the table look-up
method used in this design may not be practical. As block
length increases, so does the order of the Galois field
containing shift register elements. The larger the Galois
field, the more time required for a simple table look-up
comparison between an unknown element and the table of all
elements. An alternative to this method for higher order
systems is a sorting routine based on repeated bit tests,
one for each digit of the field elements. As this number
increases arithmetically for higher-order codes, the number
of elements in the Galois field increases exponentially.
Thus, as the Galois field elements increase in size, this
alternative sorting routine would appear more attractive.
Figure 6.1 illustrates this sorting routine applied to
identification of the elements of GF(2^).
The adaptation of this system to codes of varying
block lengths (within a single system) would require more
extensive revision.
In this case, not all codes would have
the common hardware
elements described above. To design
such a system, one
of two possible approaches could be
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taken. One would be to
design the division registers of
stage I and the
multiplicative registers of stage III in a
manner similar to
the original encoder.
That is, to make
the register design
controllable by programmable (or even
switch selectable)
feedback taps so that the same hardware
registers could be
utilized for all (or many) of the codes.
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An
alternative, which would require more registers of
a simpler design, and no processor control, would include
all possible division stages as in the specific design
presented in Chapter 3. The microprocessor then selects
which of the registers to utilize according to the
appropriate software routine. This option would require a
greater number of shift registers, but the total design is
in ways simpler as direct control of the stages by processor
would not be required. Which of these two options is more
desirable depends largely on the codes to be utilized, and
other requirements of the decoder to be designed.
Significant increases in block length can be
accomplished while still utilizing the 8086 microprocessor.
The major requirements of the processor are the capability
of indexed addressing (for table look-up implementation) and
the availability of programmable parallel interfaces (such
as the Intel 8255 A). The system described in this paper
could also have been designed utilizing the 8-bit Zilog Z-80
microprocessor which also allows for indexed addressing.
The length of the internal registers required of the
processor is determined by the highest order of the factors
of the generator polynomial
g(x). This controls the length
of the individual GF
elements and hence of the individual
power sums and error
locator coefficients. For the codes
utilized in this thesis, the
coefficients are defined as
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i 4
elements of GF(2T). Each power sum consists of a maximum of
four bits, hence only the lower nibble of each 8 bit CPU
register is utilized.
Code block lengths up to n=255 possess power sums and
error locator coefficients which are eight or fewer bits in
length. These codes could be implemented on a system much
like the one studied here, as the same number of eight bit
registers is available. As decoding complexity increases,
however, more use must be made of the stack since the
register contents are limited and more and more computations
utilizing greater numbers of power sums must be
accomplished. As pointed out in Chapter 3, these additional
computations increase correction ability, but result in a
reduction in throughput rate. It is just this flexibility
of trade-off choice that a microprocessor-based hybrid
system offers the user.
Block lengths beyond 255 would require a more advanced
microprocessor. The 8086 registers can be used as 16 bit
registers, however the resulting
reduction in their number
(from eight to four) would require a greater utilization of
stack and RAM storage during the decoding process, and thus
would most likely also be slower. However,
such a system
could easily be
implemented using the Zilog Z8000 with its
sixteen 16-bit general registers.
Even longer codes could
be utilized with the
Motorola MC68000 which features sixteen
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32-bit general registers. This would allow a maximum code
block length of
227~
or 4.3 x 1
0?
bits.
6.2 EXPANSION TO NON-BINARY CYCLIC CODES
The error correction system described in Chapter 3 was
designed specifically for binary BCH codes. Binary codes
are more easily implemented due to the nature of the symbols
contained in these codes. The binary BCH codes are
constructed around GF(2), with shift register (polynomial)
field elements forming the field GF(2"V). It is also
possible to generate a BCH code family based on non-binary
symbols. If p is a prime number, and q any power of p,
there exist codes with symbols from a q-symbol alphabet.
Binary codes are a special case of this general
classification, with q equal to 2. Non-binary codes were
first defined by Gorenstein and Zierler in 1961.
The basic structure of non-binary BCH codes is similar
to that of the binary codes presented in Chapter 2. The
principal difference is that each symbol is a member of the
field GF(2rT1) as opposed to the binary case where each
symbol, either a
zero or a one, is an element of GF(2).
These non-binary codes are
more effective in correction of
burst-errors; errors due to
noise which tend to occur in
groups. If the average
length of the expected bursts is
known, the size of the
symbols (m) can be chosen so that an
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average burst error will only cause a single symbol error.
The decoding of non-binary BCH codes follows the same
basic pattern as described in Chapter 3. There are three
major differences, all of which make binary decoding much
easier to implement. Firstly, the hardware employed in the
binary case is simpler as digital circuitry utilizes
two-valued (binary) logic. Secondly, Berlekamp's algorithm
for binary codes, given as Equation 3.12 is a simplification
for the binary case, only requiring t iterations for a
t-error correcting code. The full algorithm requires 2t
iterations for solution of the error locator for correction
of t errors .
The final difference is an additional step required
for non-binary decoding. In the binary case, the location
of the error is all that is needed for correction, as each
symbol can only be a zero or a one. Simple inversion of the
erroneous bit is all that is needed for correction. In the
non-binary case, however, the error must be defined not only
in terms of its location, but also in terms of its
magnitude. The error location and magnitude are related
according to
Equation 3.10. Once the error locator
polynomial has been determined, error magnitudes may be
found through Equation 3.10 according








where: Yj is an error magnitude
v-fl
Xj is the corresponding error location
v is the total number of errors
Solution of Equation 6.1 requires not only the error
locator, but its roots as well, and therefore must follow
Stage III. Since it also involves operations over the
Galois field, it would seem that a software implementation
of this fourth step would be effective. It was stated
previously that several hybrid methods for computation of
the error locator roots have been developed and that they
can be implemented with Berlekamp's algorithm for
determination of the error locator in a master-slave
microprocessor based system. This would also seem an
appropriate means to implement the determination of the
error magnitudes.
The implementation of non-binary decoding by hybrid
methods would require more
complex software and hardware to
handle the non-binary symbols and
determine the error
magnitudes. The hardware would be
more complex due to the
alphabet used, and it
would also require more complex
control logic. However, nothing
in the non-binary decoding
algorithm prevents its
implementation by hybrid means
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In this thesis, the basic method for a hybrid
implementation of digital error correction using BCH cyclic
codes has been presented. The system utilizes specially
designed hardware in conjunction with a 16-bit
microprocessor for both encoding and decoding of a binary
message source. By utilizing three simple binary codes, the
system is capable of correcting single, double or triple bit
error patterns within a 15 bit code word, at several
different operating rates.
The combination of varying code types along with the
range of possible system operating speeds provide varying
amounts of error correction
at different information rates
which can be chosen to match the user's needs. It is
believed that such a system is beneficial in those
applications where varying channel
characteristics may cause
the transmission error probability
to change. The ability
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of a user to make a trade-off between a desired increase in
error handling capabilities and desired throughput would be
more easily met by such a system.
The results presented in Table 5.3 show that the
system can provide a fairly wide range of throughput rates
with varying error handling ability. Naturally, as higher
throughput rates are desired, the level of error correction
decreases. The actual level of correction desired is a
function of the codes used by the system; although
flexible, it can only provide options in correcting ability
verses throughput over a given range. By proper selection
of code types and system operating speeds, it is believed
that this range could satisfy the variations required by
mos t users .
The system can be easily adapted to a wide variety of
cyclic code structures. A distinct advantage of any
microprocessor based correction system lies in its
re-programming capability. By utilizing the adaptive
encoder presented in Chapter 2, and a similar design for
syndrome generation and
Chien search, the complete
functional nature of the encoder and decoder can be
determined by software. Thus,
as the user's demand for
error correction
and/or throughput changes such that
different codes are desirable,
these modifications could be
accomplished by changes in
software alone, assuming the
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altered codes fit into the basic limits imposed by the
previously designed hardware.
Although fully software based systems possess this
same flexibility, they suffer from a loss of operating
speed. The use of a hybrid system takes advantage of the
cyclic structure of these codes by implementing in hardware
those parts of the system which are common among different
code types. It is precisely these portions of the decoding
process which are slowed by a fully software based system.
As the technologies of integrated circuitry and
microprocessors improve, the effectiveness of such a system
will also increase. By use of programmable array logic and
a fully integrated microprocessor IC (such as the Intel
81286), the physical size of such a system could be reduced
to a small handful of integrated circuits. In addition to
the reduction in space occupied by such a system, the use of
such technologies would greatly enhance system reliability.
This thesis also presents a method by which
independent bit errors with controllable statistics may be
injected into the error-correcting system. The error
patterns generated
follow a binomial probability
distribution, as shown by
computer simulation. The results
of this simulation were
presented in Chapter 4. This scheme
allows switch selectable
variation in the injected error
patterns to allow testing of
system performance at a variety
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of input error probabilities.
In summary, it has been shown that digital error
correction can be accomplished through the use of a hybrid
microprocessor based system. This system would allow the
user a level of control and variation in error correcting
capabilities verses desired throughput rates as the needs of
the user change. A certain raargain of variation can be
designed into the original system. Should further variation
be desired, it could be achieved (within limits) simply by
modifications in software.
The prototype system described in this thesis
demonstrated variable error correcting capability over a
range of throughput rates. The error injection circuitry
provided a wide range of controllable error statistics in
order to test the system performance under a variety of
conditions. These tests illustrated the variability in
correction and throughput allowed by the system and thus
supported the basis of this thesis. Utilization of more
advanced logic and microprocessor technologies available to
the designer will result in a flexible, powerful system for
the correction of errors in a digital communications system.
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Full schematic diagrams of the designed error
correction hardware appear as Figures A.1-A.4. Encircled
inputs shown on Figures A.l and A. 4 are from the
microprocessor development kit (SDK-86), interconnections
between schematics are enclosed in ^L^mmmm^J Table
A.l lists all parts used and their schematic
designations. All hardware was prototyped on wire-wrap








































































































FIGURE A. 4 - rrr ntrror Generator Schematic Diasrg am
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TABLE A.l - Prototype Parts List
DEVICE NO. TYPE DESCRIPTION
S 1
7 input DIP switch
1
selectable jumper cable
U 1, U 2, U 3 74163 synch, binary counter
U 4, U 20-25, 74164 8-bit parallel output
u 47-50 shift register
U 5-6, U 29-30, 74174 hex D-type flip-flop
U 7, U 31-32 7474 dual D-type flip-flop
U 8-11 74LS08 quad 2-input AND gate
U 12-14, U 37-45, 74LS86 quad 2-input exclusive
U 51-54 OR gate
U 15, U 56 7432 quad 2-input OR gate
U 16-17 7421 dual 4-input AND gate
U 18, U 58 7427 triple 3-input NOR gate
U 19, U 46 7404 hex inverter
U 26-28 74373 octal D-type latch
U 33-35 74298 quad 2-input mux'ed D
type flip-flop
U 36 7425 dual 4-input NOR gate
U 55 7411 triple 3-input AND gate
jj 57 7402 quad 2-input NOR gate
U 59 74S260 dual 5-input NOR gate
U go 7400 quad 2-input NAND gate
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APPENDIX B
ASSEMBLY LANGUAGE SOFTWARE LISTINGS
Full software listings for the Intel 8086
microprocessor used in the error correction system
follow. The software was compiled and assembled using an
Intel Series III development system, and Intel software
development resident on a VAX 11/780. Shown below as
Table B.l is the software memory map.
FIGURE B.l - Assembly Language Software Memory Map
START STOP LENGTH NAME
00100H 00138H 0039H SINGLE
00180H 0018EH 000FH DATA
00200H 0027EH 007FH DOUBLE
00300H 0050AH 020BH TRIPLE
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ERROR SIMULATION RESULTS (tabulated)
The following table list the complete results for
the computer simulation of error generation compiled on
the VAX 11/780. The tables list the total number of
errors generated in the 32767 digit pattern, the maximum
bit distance between adjacent errors in the pattern and
characteristics of different numbered error patterns,
with theoretical and simulated error probabilities for
patterns of zero through 15 errors in the 15 bit block.
Each table represents a different bit pattern compared
for error generation. This data is presented graphically
a s Figure 4.2.
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CHECKING 2 BIT PATTERN
MAX. DISTANCE BETWEEN ERRORS IS 105 BITS





































































CHECKING 3 BIT PATTERN
MAX. DISTANCE EETKEEN ERRORS IS 16B BITS




































CHECKING 4 BIT PATTERN
MAX. DISTANCE BETWEEN ERRORS IS 1B9 BITS
THERE WERE 2048 ERRORS.
NO. ERRORS NO. BLOCKS P(E)-SIM. P(E)-THEO.
0 1051 .481227 .379812
1
597 .273352 .379B12
-) 301 .137821 .177246
3 131 01 512043E-01
4 76 01 102409E-01
5 21 02 .150199E-02
6 7 02 .166BBBE-03
7 0 0 143047E-04
B 0 0 .953647E-06
9 0 0 4944S4E-07
10 0 0 .197793E-0B
11 0 0 599374E-10
12 0 0 .133194E-11
13 0 0 .204914E-13
14 0 0 .195156E-15
15 0 0 .B6736E-1S
CHECKING 5 BIT PATTERN
MAX. DISTANCE BETWEEN ERRORS IS 341 BITS











































CHECKING 6 BIT PATTERN
MAX. DISTANCE BETWEEN ERRORS IS 603 EITS
THERE WERE 512 ERRORS.
NO. ERRORS NO. BLOCKS P(E)-SIM. P(E)-THEO.
0 1B30 .837912 .7B9603
1 240 .109B9 1BB001
2 81 01 .020BB9
3 25 01 .1436B1E-02
4 7 02 .6B4194E-04
5 1 03 .23B92SE-05
6 0 0 632076E-07
7 0 0 .12B995E-0B
8 0 0 .204754E-10
9 0 0 2527B3E-12
10 0 0 .240745E-14
11 0 0 17369BE-16
12 0 0 91903BE-19
13 0 0 .336644E-21
14 0 0 .763363E-24
15 0 0 .B07793E-27
CHECKING 7 BIT PATTERN
MAX. DISTANCE BETWEEN ERRORS IS B28 BITS
THERE WERE 256 ERRORS.
NO. ERRORS NO. BLOCKS P(E)-SIM. P(E)-THEO.




































CHECKING 8 BIT PATTERN
MAX. DISTANCE BETWEEN ERRORS IS 1B07 BITS
THERE WERE 12B ERRORS.
NO. ERRORS NO. BLOCKS P(E) -SIM. P(E)-THEO.
0 2062 .944139 .942982
1 117
.535714E-01 55469EE-01
2 5 .22B93BE-02 . 152269E-02
3 0 0 .25B75BE-04
4 0 0 304421E-06
5 0 0 26263BE-0B
6 0 0 171659E-10
7 0 0 B65E07E-13
8 0 0 .339414E-15
9 0 0 103525E-17
10 0 0 .2435BBE-20
11 0 0 .434204E-23
12 0 0 5675B7E-26
13 0 0 513651E-29
14 0 0 .2B7761E-32
15 0 0 752313E-36
CHECKING 9 BIT PATTERN
MAX. DISTANCE BETWEEN ERRORS IS 1712 BITS
THERE WERE 64 ERRORS.
NO. ERRORS NO. BLOCKS P(E)-SIM. P(E)-THEO.
0 2130 .975275 .9711
1 46 .210623E-01 .2B5059E-01
2 B .003663 .390491E-03
3 0 0 .331141E-05
4 0 0 .19440BE-07
5 0 0 .836979E-10
6 0 0 2729BBE-12
7 0 0 .6B6856E-15
8 0 0 134414E-17
9 0 0 .2045BeE-20
10 0 0 .24022E-23
11 0 0 . 2136E1E-26








CHECKING 10 BIT PATTERN
MAX. DISTANCE BETWEEN ERRORS IS 622B BITS
THERE WERE 32 ERRORS.
NO. ERRORS NO. BLOCKS PCEJ--SIM. P(E)-THEO.
0 2153 .9B5B06 9B5451
1 31
.141941E-01 .144494E-01
2 0 0 .9BB72E-04
3 0 0 .41B812E-06
4 0 0 122B19E-08
5 0 0 .264126E-11
6 0 0 .430313E-14
7 0 0 540B22E-17
B 0 0 52B663E-20
9 0 0 401937E-23
10 0 0 .23574E-26
11 0 0 .104745E-29
12 0 0 341301E-33
13 0 0 0
14 0 0 0
15 0 0 0
CHECKING 11 BIT PATTERN
MAX. DISTANCE BETWEEN ERRORS IS 5732 BITS
THERE WERE 16 ERRORS.
fO. ERRORS NO. BLOCKS P(E) -SIM. P(E)-THEO.
0 2169 .993132 .992701
1 15 6B6B13E-02 .727431E-02
2 0 0 .24B755E-04
3 0 0 .526594E-07
4 0 0 .771755E-10
5 0 0 .B2943BE-13
6 0 0 .67532BE-16
7 0 0 .424172E-19
8 0 0 .207216E-22
9 0 0 7B7336E-26
10 0 0 .23077BE-29
11 0 0 .512452E-33
12 0 0 0
13 0 0 0
14 0 0 0
15 0 0 0
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